RT2530Q regulator equivalent, ddr termination regulator.
required to power the DDRII/DDRIII VTT bus termination according to the JEDEC specification. In addition, the RT2530Q includes integrated sleep-state controls placing VTT.
* DDRII, DDRIII Memory Termination
* SSTL-2, SSTL-18, HSTL Termination
Pin Configurations
(TOP VIEW)
GND S3
VT.
Image gallery
Download